2017,2018,2019 IEEE PAPERS

1)Fast, Secure And Efficient Vedic Approach For Cryptographic Implementations On Fpga

Spartan 3e

2) Implementation Of Area And Power Efficient Components Of A Mac Unit For Dsp Processors

3) An Approach To Lut Based Multiplier For Short Word Length Dsp Systems

4) Multiplication Techniques For An Efficient Fir Filter Design For Hearing Aid Applications

5) Vlsi Architecture For Energy Detection Based Spectrum Sensing

6) Design And Implementation Of Pal And Pla Using Reversible Logic On Fpga

7) Multiple Error Self Checking-Repairing Fault Tolerant Adder-Multiplier

8) Input-Based Dynamic Reconfiguration Of Approximate Arithmetic Units

For Video Encoding

9) A Coupled Variable Input Lcg Method And Its Vlsi Architecture For Pseudorandom Bit Generation

10) Hardware-Efficient Post-Processing Architectures For True Random Number Generators

11) A Simple Yet Efficient Accuracy-Configurable Adder Design

12) Approximate Reverse Carry Propagate Adder For Energy-Efficient Dsp Applications

13) Low-Cost Sorting Network Circuits Using Unary Processing

14) Design And Implementation Of Low Power 16 Bit Alu With Clock Gating

15) Multipliers With Approximate 4-2 Compressors And Error Recovery Modules

16) A 4-Read 2-Write Multi-Port Register File Design Using Pulsed-Latches

17) Rap-Cla: A Reconfigurable Approximate Carry Look-Ahead Adder

18) High Speed Efficient Multiplier Design Using Reversible Gates

19) Optimized High Speed Radix-8 Fft Algorithm Implementation On Fpga

20) A Low-Power High-Speed Accuracy-Controllable Approximate Multiplier Design

21) A Low-Power Yet High-Speed Configurable Adder For Approximate Computing

22) Approximate Multipliers Based On New Approximate Compressors

24) Exploiting Addition Schemes For The Improvement Of Optimized Radix-2 And Radix-4 Fft Butterflies

25) Hybrid Multiplier-Based Optimized Mac Unit

26) High Performance Array Multiplier Using Reversible Logic Structure

27) Performance Analysis Of Parallel Prefix Adder For Data Path Vlsi Design

28) Implementation Of High Speed Arithmetic Logic Using Vedic Mathematics Techniques

29) Design And Implementation Of Programmable Read Only Memory Using Reversible Decoder On Fpga

30) Design Of Power And Area Efficient Approximate Multipliers

31) Design Of Efficient Bcd Adders In Quantum-Dot Cellular Automata

32) Fast Binary Counters Based On Symmetric Stacking

33) Contemplation Of Synchronous Gray Code Counter And Its Variants Using Reversible Logic Gates

34) Configurable Logic Operations Using Hybrid Crs-Cmos Cells

35) Design And Synthesis Of Combinational Circuits Using Reversible Decoder In Xilinx

36) Low Power Vlsi Design For Power And Area Effective Utilization Of Carry Select Adder

37) A New 16-Bit High Speed And Variable Stage Carry Skip Adder

38) High Speed Most Significant Bit First Truncated Multiplier

39) Vlsi Design Of Fixed Width 2’s Compliment Multiplier

40) 8-Bit Efficient Digital Pid Controller Architecture With Parallelism

41) Real-Time Fault Tolerant Full Adder Using Fault Localization

42) Implementation Of Area And Power Efficient Components Of A Mac Unit For Dsp Processors

43) Modified Csa-Cia For Reducing Propagation Delay

44) Low Power Vlsi Transposed Structure Fir Filter Using Shift/Add Architecture

45) Implemenation And Analysis Of Different 32-Bit Multipliers On Aspects Of Power, Speed And Area

46) Feedback-Based Low-Power Soft-Error-Tolerant Design For Dual-Modular Redundancy

47) Design And Implementation Of 16 Tap Fir Filter For Dsp Applications

48) Implementation Of Folded Fir Filter Based On Pipelined Multiplier Array

49) Approximate Sum-Of-Products Designs Based On Distributed Arithmetic

50) Low-Power Approximate Unsigned Multipliers With Configurable Error Recovery

51) Design Of Latch Based Configurable Ring Oscillator Puf Targeting Secure Fpga

52) Vlsi Architectures For 8 Bit Data Comparators For Rank Ordering Image Applications